[1]
Aswit Pungsema and Pradondet Nilagupta 2002. Parallel Logic Synthesis Optimization for Digital Sequential Circuit. Agriculture and Natural Resources. 36, 3 (Sep. 2002), 319–326.