1.
Aswit Pungsema, Pradondet Nilagupta. Parallel Logic Synthesis Optimization for Digital Sequential Circuit. Agr. Nat. Resour. [internet]. 2002 Sep. 30 [cited 2026 Aug. 27];36(3):319-26. available from: https://li01.tci-thaijo.org/index.php/anres/article/view/242736