The Effect of Temperature on Threshold Voltage, The Low Field Mobilty and the Series Parasitic Resistance of PMOSFET

Article Sidebar

PDF
Published: Mar 30, 2018
Keywords:
NMOS, PMOS, Threshold voltage

Main Article Content

Nattaphon Sakuna
Faculty of Engineering, King Mongkut’s Institute of Technogy Lakrabang, Bangkok, Thailand
Rangson Muanghlua
Faculty of Engineering, King Mongkut’s Institute of Technogy Lakrabang, Bangkok, Thailand
Surasak Niemcharoen*
Mahanakorn University of Technology Bangkok, Thailand, National Electronics and Technology Center, Pathumtani, Thailan
Anucha Ruangphanit
National Electronics and Technology Center, Pathumtani, Thailand

Abstract

This article describes the effect of temperature on the threshold voltage, low field mobility and S/D series parasitic resistance of PMOS over operating temperature range of 27 0C to 125 0C. The relation of IDS and VGS in a linear region was used with a different of channel length at a fixed value of channel width that effect of the channel width is excluded. The extraction procedure is based on the measurement of the transconductance characteristics of MOSFET in the linear region. The results show that, the temperature coefficient for threshold voltage is around 1.7mV/0C approximately. The low field mobility degradation parameter is decreased by the factor of 0.68. The temperature coefficient of source-drain series resistance per unit channel width (RDSW) is approximately 16.7 ohm-um/K. These data are necessary for the circuit designer to understanding well in the elevated operating temperatures.


Keywords: NMOS, PMOS, Threshold voltage


Email: cmoslee517@gmail.com

Article Details

Issue
Vol. 13 No. 1 (2013)
Section
Special Section

Copyright Transfer Statement

 The copyright of this article is transferred to Current Applied Science and Technology journal with effect if and when the article is accepted for publication. The copyright transfer covers the exclusive right to reproduce and distribute the article, including reprints, translations, photographic reproductions, electronic form (offline, online) or any other reproductions of similar nature.

 The author warrants that this contribution is original and that he/she has full power to make this grant. The author signs for and accepts responsibility for releasing this material on behalf of any and all co-authors.

Here is the link for download: Copyright transfer form.pdf

 

 

References

[1] Foty. D, Mosfet Modeling With SPICE Principle and Practice. 2nd Ed. New Jersy, America:Prentice Hall, 1997.[2] Tsividis, Operation and Modelling of the MOS Transistor. 1st ed. Singapore: Mcgraw-Hill,1988. [3] Cheng, Y. and Hu, MOSFET Modeling and BSIM3 User’s Guide. USA: Kluwer Academic Publishers, 1999. [4] Wang, R. DeMassa, T.A. and Jelsma, Threshold Voltage Variations with Temperature in MOS Transistor. IEEE Electron Device, vol. 18, pp.386–388, 1971. [5] Xiaolin Ouyang, Ashraf A., Osman and
Mohammad Mojarradi, High temperatature characterization of high-voltage MOSFET fabricated in a 0.5 um CMOS process. IEEE Electron Device,pp. 222–225, 1998. [6] Z. Parpia, C. Andee, T. salama, and R.A. Hadaway, Modelling and characterization of CMOS-compatible high voltage device structure. IEEE Trans. Electron Device, Vol. Ed-34, pp. 2335–2343, Nov.1987. [7] K.Kiddee, A.Ruangphanit, S. Niemcharoen, N.Atiwongsangthong and R.Muanghlua, Extraction of Mobility degradation, Effective channel length and total series resistance of NMOS at elevated temperature. ECTICON2011, pp.002--005 , May.2011. [8] Wang, R. DeMassa, T.A. and Jelsma, Threshold Voltage Variations with Temperature in MOS Transistor. IEEE Electron Device., vol. 18, pp.386–388, 1971. [9] Klaassen, On the Temperature Coefficient of the MOSFET Threshold Voltage. Solid-State Electronics, 1986., Vol. 29, pp. 787-789. [10] Stanley Wolf, Silicon processing for the VLSI ERA. Volume2. California, America: Lattice Press